Editing TAP Instrumentation
Jump to navigation
Jump to search
The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
[[File:Screenshot_2020-07-01_16.35.12.png|right]] | [[File:Screenshot_2020-07-01_16.35.12.png|right]] | ||
==Instrumentation and Measurement - Workstream #6== | ==Instrumentation and Measurement - Workstream #6== | ||
[https://www.opencompute.org/wiki/Time_Appliance_Project | [https://www.opencompute.org/wiki/Time_Appliance_Project Time Appliances Project] | ||
==Objective== | ==Objective== | ||
Line 9: | Line 9: | ||
:- Lead: [mailto:anand.ram@calnexsol.com Anand Ram] (Calnex) | :- Lead: [mailto:anand.ram@calnexsol.com Anand Ram] (Calnex) | ||
:- Lead: [mailto:julianstj@fb.com Julian St James] (Meta) | :- Lead: [mailto:julianstj@fb.com Julian St James] (Meta) | ||
==Recording from Past Calls== | ==Recording from Past Calls== | ||
=Hardware Roadmap= | |||
Initial Proof of Concept based on Time Card for PPS measurement | |||
=Software= | |||
Integrate Time Card timestamping for data collection and export | |||
==Potential Future Solutions== | |||
= | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
! | ! | ||
! Core Hardware !! Objective | ! Core Hardware !! Objective | ||
Line 83: | Line 44: | ||
| A discrete design based around a DPLL , removing the need for an FPGA | | A discrete design based around a DPLL , removing the need for an FPGA | ||
|- | |- | ||